Noch Fragen? 0800 / 33 82 637

Logic Synthesis and Verification Algorithms

Produktform: Buch / Einband - fest (Hardcover)

is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics. A unique feature of this text is the large collection of solved problems. Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs. weiterlesen

Sprache(n): Englisch

ISBN: 978-0-7923-9746-5 / 978-0792397465 / 9780792397465

Verlag: Springer US

Erscheinungsdatum: 30.06.1996

Seiten: 564

Auflage: 1

Autor(en): Gary D. Hachtel, Fabio Somenzi

96,29 € inkl. MwSt.
kostenloser Versand

lieferbar - Lieferzeit 10-15 Werktage

zurück