Noch Fragen? 0800 / 33 82 637

Low Power Interconnect Design

Produktform: E-Buch Text Elektronisches Buch in proprietärem

This book provides practical solutions for delay and power reduction for on-chip interconnects and buses.  It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system.  Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.weiterlesen

Elektronisches Format: PDF

Sprache(n): Englisch

ISBN: 978-1-4614-1323-3 / 978-1461413233 / 9781461413233

Verlag: Springer US

Erscheinungsdatum: 12.06.2015

Seiten: 152

Autor(en): Sandeep Saini

96,29 € inkl. MwSt.
Recommended Retail Price
kostenloser Versand

lieferbar - Lieferzeit 10-15 Werktage

zurück